Spectrum-Based BIST in Complex SOCs

نویسندگان

  • Ganapathy Kasturirangan
  • Michael S. Hsiao
چکیده

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A new system for BIST architecture generation for embedded memories in SoCs

The paper is aimed at a new system for generation of suitable BIST (Built-in Self-Test) blocks for effective testing of multiple memories integrated in a SoC (System on Chip). Incoming technologies, chip complexity and increasing clock frequencies give new challenges for testing huge number of embedded SoC memories. SoCs have to be tested after their manufacturing and always during their life-t...

متن کامل

Many of today’s chips demand more embedded memory than ever before

Many of today’s chips demand more embedded memory than ever before. SoCs and FPGAs are also moving from logic-dominant to memory-dominant chips. The addition of memory, while it creates a more powerful chip, increases die size and results in poor yield. As the percentage of embedded memory continues to increase, so does the chip’s complexity, density, speed and of course, the probability of fai...

متن کامل

On Embedded Processor Reconfiguration of Logic Bist for Fpga Cores in Socs

Due to the limited access to the individual embedded cores in System-on-Chips (SoCs), testing is more time consuming and costly than testing standalone Field Programmable Gate Arrays (FPGAs). However, the ability for an embedded processor core to reconfigure FPGA cores in SoC applications opens new opportunities for Built-In Self-Test (BIST) of the FPGA cores themselves. This paper discusses a ...

متن کامل

Concurrent BIST for Embedded SRAMs in SoCs

With the progress of deep submicron technology and increasing design complexity, hundreds of memory cores with different size and configuration are embedded in system-on-chips (SoCs). These memory cores occupy a noticeable silicon area and need an efficient and low-cost test methodology. Built-in Self-test (BIST) is a practical solution provides a certain degree of reliability and flexibility. ...

متن کامل

System-Level BIST for Programmable I/O Cells in FPGAs and SoCs

A Built-In Self-Test (BIST) approach is presented for system-level testing of the programmable Input/Output (I/O) buffers in Field Programmable Gate Arrays (FPGAs) and configurable System-on-Chip (SoC). We discuss implementation methods for the BIST approach, including parameterized VHDL and FPGA-specific hardware design description languages. The fault detection capabilities and limitations of...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002